- o -

• o : Choose , Majority , Sigma_0 , Sigma_1 , T1 , T2 , w_sigma_0 , w_sigma_1
• output : Expander_stage.RTL , SHA2_core.RTL , Transf_round